



Power Management IC Series for Mobile Phones

High-efficiency Power Management IC BH6172GU

Descriptions

BH6172GU incorporates 1 DCDC+ 5 Linear LDO regulators.

It is integrated in a small 2.6mm×2.6mm size package, with 16 steps adjustable Vo's for every channel, low voltage output (0.8V~) to support almost any kind of mobile application now available.

Features

- 1) 1ch 500mA, high efficiency Step-down Converter. (16 steps adjustable VO by I²C)
- 2) 5-channel CMOS-type LDOs. (16 steps adjustable VO by I²C, 150mA × 3, 300mA × 2)
- 3) Power ON/OFF control enabled by I2C interface or external pin
- 4) I²C compatible Interface. (Device address is "1001111")
- 5) Wafer Level CSP package(2.6mm × 2.6mm) for space-constrained applications
- 6) Discharge resistance selectable for power-down sequence ramp speed control
- 7) Over-current protection in all LDO regulators
- 8) Over-current protection in Step-down Converter
- 9) Over-voltage protection in Step-down Converter
- 10) Thermal shutdown protection

Applications

Mobile phones, Portable game systems, Portable mp3 players, Portable DVD players, Portable TV, Portable GPS, PDA, Portable electronic dictionaries, etc.

Parameter	Symbol	Rating	Unit
T alameter	Symbol	Rating	Onit
Maximum Supply Voltage (VBAT)	VBATMAX	6.0	V
Maximum Supply Voltage (PBAT)	VPBATMAX	6.0	V
Maximum Supply Voltage (VUSB)	VUSBMAX	6.0	V
Maximum Supply Voltage (DVDD)	DVDDMAX	4.5	V
Maximum Input Voltage 1 (LX, FB, OUT1, OUT2, OUT3, OUT4, OUT5, EN_LD1, EN_LD2, EN_LD3, EN_LD4)	VINMAX1	VBAT + 0.3	V
Maximum Input Voltage 2 (NRST, CLK, DATA)	VINMAX2	DVDD + 0.3	V
Power Dissipation	Pd	900* ¹	mW
Operating Temperature Range	Topr	-35 ~ +85	°C
Storage Temperature Range	Tstg	-55 ~ +125	°C
Storage Temperature Range	Istg	-55 ~ +125	Ű

• Absolute maximum ratings (Ta=25°C)

* This is an allowable loss of the ROHM evaluation glass epoxy board(60mm × 60mm × 16mm). To use at temperature higher than 25°C , derate 9.0mW per 1°C.

** Must not exceed Pd or ASO.

Recommended Operating Conditions (Ta=25°C)

Parameter	Symbol	Range	Unit
VBAT Voltage	VBAT	* ² 2.20 ~ 5.50	V
PBAT Voltage	VPBAT	* ² 2.20 ~ 5.50	V
VUSB Voltage	VUSB	* ² * ³ 2.20 ~ 5.50	V
DVDD Voltage	VDVDD	* ⁴ 1.70 ~ 4.20	V

*2 Whenever the VBAT or PBAT or VUSB voltage is under the LDO, SWREG output voltage,

or else under certain levels, the LDO and SWREG output is not guaranteed to meet its published specifications.

*3 VUSB Power Supply can be externally connected to the VBAT, PBAT Power Supply when necessary. *4 The DVDD Voltage must be under the Battery Voltage VBAT, PBAT at any times.

Electrical Characteristics (Unless otherwise specified, Ta=25°C, VBAT=PBAT = 3.6V, VUSB=5.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Circuit Current						
VBAT Circuit Current 1 (OFF)	IQVB1	-	0.4	1	μA	LDO1~5=OFF SWREG1=OFF
VUSB Circuit Current 1 (OFF)	IQUSB1	-	0	1	μA	NRST=L DVDD=0V
VBAT Circuit Current 2 (OFF)	IQVB2	-	0.4	1	μA	LDO1~5=OFF SWREG1=OFF NRST=L DVDD=0V VUSB=VBAT external connection
VBAT Circuit Current 3 (STANDBY)	IQVB3	-	0.7	1.4	μA	LDO1~5=OFF SWREG1=OFF
VUSB Circuit Current 2 (STANDBY)	IQUSB2	-	0	1	μA	NRST=H DVDD=2.6V
VBAT Circuit Current 4 (STANDBY)	IQVB4	-	0.7	1.4	μA	LDO1~5=OFF SWREG1=OFF NRST=H DVDD=2.6V VUSB=VBAT external connection
VBAT Circuit Current 5 (Active)	IQVB5	-	170	300	μA	LDO1~5=ON(no load, initial voltage) SWREG1=ON(no load, initial voltage)
VUSB Circuit Current 3 (Active)	IQUSB3	-	35	70	μA	NRST=H DVDD=2.6V
VBAT Circuit Current 6 (Active)	IQVB6	-	200	350	μA	LDO1~5=ON(no load, initial voltage) SWREG1=ON(no load, initial voltage NRST=H DVDD=2.6V VUSB=VBAT external connection

©This product is not especially designed to be protected from radioactivity.

• Electrical Characteristics (Unless otherwise specified, Ta=25°C, VBAT=PBAT =3.6V, VUSB=5.0V, DVDD=2.6V)

Logic pin charact	Logic pin character								
	Input "H" level	VIH1	0.7× DVDD	-	DVDD+ 0.3	V	Pin voltage: DVDD		
NRST (CMOS input)	Input "L" level	VIL1	-0.3	-	0.3x DVDD	V	Pin voltage: 0 V		
	Input leak current	IIC1	0	0.3	1	μA			
EN_LD1, EN_LD2,	Input "H" level	VIH2	1.44	-	-	V			
EN_LD3,	Input "L" level	VIL2	-	-	0.4	V			
EN_LD4 (NMOS input)	Input leak current	IIC2	-1	0	1	μA			
Digital characteri	stics (Digital pins:	CLK and DAT	A)						
Input "I	H" level	VIH3	0.8× DVDD	-	DVDD + 0.3	V			
Input "L" level		VIL3	-0.3	-	0.2× DVDD	V			
Input leak		IIC3	-1	0	1	μA	Pin voltage: DVDD		
	rent _" level voltage	VOL	-	-	0.4	V	IOL=6mA		

Electrical Characteristics (Unless otherwise specified, Ta=25°C, VBAT=PBAT =3.6V, VUSB=5.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
SWREG						
Output Voltage	VOSW	0.94	1.00	1.06	V	initial value Io=100mA
Output current	IO _{SW}	-	-	500	mA	Vo=1.00V
Efficiency	$\eta_{ m SW}$	-	90	-	%	Io=100mA, Vo=2.40V, VBAT=3.2V
Oscillating Frequency	f _{OSC}	-	1.7	-	MHz	Vo=1.00V
Output Inductance	L _{SWREG}	1.5	2.2	-	μH	Ta= -30∼75°C
Short circuit current	I _{SHTSW}	-	500	-	mA	Ta= -30∼75°C
Output Capacitance	C _{SWREG}	3.3	4.7	-	μF	Ta= -30~75°C with SWREG's DC bias

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
LDO1						
Output Voltage	VOM1	0.970	1.000	1.030	V	initial value lo=1mA@VBAT=4.5V lo=150mA@VBAT=3.4V
Output current	VOM1C	-	-	150	mA	Vo=1.0V
Dropout Voltage	VOM1DP	-	0.1	-	V	lo=50mA
Input Voltage Stability	⊿VIM1	-	2	-	mV	VBAT=3.4~4.5V, Io=50mA Vo=1.0V
Load Stability	⊿VLM1	-	20	-	mV	lo=50 μ A~150mA, VBAT=3.6V Vo=1.0V
Ripple rejection ratio	RRM1	-	60	-	dB	V _R =-20dBV f _R =120Hz Io=50mA, Vo=2.6V BW=20Hz~20kHz
Short circuit current	I _{SHTM3}	-	180	-	mA	Vo=0V
Output Capacitor	C _{OUT1}	-	1.0	-	μF	Ta= -30∼75°C with LDO's DC bias
LDO2						
Output Voltage	VOM2	2.522	2.600	2.678	V	initial value lo=1mA@VBAT=4.5V lo=150mA@VBAT=3.4V
Output current	VOM2C	-	-	150	mA	Vo=2.6V
Dropout Voltage	VOM2DP	-	0.1	-	V	lo=50mA
Input Voltage Stability	⊿VIM2	-	2	-	mV	VBAT=3.4~4.5V, Io=50mA Vo=2.6V
Load Stability	⊿VLM2	-	20	-	mV	lo=50 μ A~150mA, VBAT=3.6V Vo=2.6V
Ripple rejection ratio	RRM2	-	60	-	dB	V _R =-20dBV f _R =120Hz Io=50mA, Vo=2.6V BW=20Hz~20kHz
Short circuit current	I _{SHTM3}	-	180	-	mA	Vo=0V
Output Capacitor	C _{OUT2}	-	1.0	-	μF	Ta= -30∼75°C with LDO's DC bias
LDO3						
Output Voltage	VOM3	2.716	2.800	2.884	V	initial value lo=1mA@VBAT=4.5V lo=150mA@VBAT=3.4V
Output current	VOM3C	-	-	300	mA	Vo=2.8V
Dropout Voltage	VOM3DP	-	0.1	-	V	Io=50mA
Input Voltage Stability	⊿VIM3	-	2	-	mV	VBAT=3.4~4.5V, Io=50mA Vo=2.8V
Load Stability	⊿VLM3	-	20	-	mV	Io=50 μ A~300mA, VBAT=3.6V Vo=2.8V
Ripple rejection ratio	RRM3	-	60	-	dB	V _R =-20dBV f _R =120Hz Io=50mA, Vo=2.6V BW=20Hz~20kHz
Short circuit current	I _{SHTM3}	-	180	-	mA	Vo=0V
Output Capacitor	C _{OUT3}	-	1.0	-	μF	Ta= -30~75°C with LDO's DC bias

•	Electrical Characteristics	(Unless other	wise spec	ified, Ta=2	25°C, VBA	T=PBAT =	=3.6V, VUSB=5.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
LDO4	T					
Output Voltage	VOM4	1.746	1.800	1.854	V	initial value lo=1mA@VBAT=4.5V lo=300mA@VBAT=3.4V
Output current	VOM4C	-	-	300	mA	Vo=1.8V
Dropout Voltage	VOM4DP	-	0.1	-	V	lo=50mA
Input Voltage Stability	⊿VIM4	-	2	-	mV	VBAT=3.4~4.5V, Io=50mA Vo=1.8V
Load Stability	⊿VLM4	-	30	-	mV	Io=50 μ A~300mA, VBAT=3.6V Vo=1.8V
Ripple rejection ratio	RRM4	-	60	-	dB	V _R =-20dBV f _R =120Hz Io=50mA, Vo=2.6V BW=20Hz~20kHz
Short circuit current	I _{SHTM4}	-	340	-	mA	Vo=0V
Output Capacitor	C _{OUT4}	-	1.0	-	μF	Ta= -30~75°C with LDO's DC bias
LDO5	T					
Output Voltage	VOM5	3.201	3.300	3.399	V	initial value Io=1mA@VUSB=5.5V Io=150mA@VUSB=4.4V
Output current	VOM5C	-	-	150	mA	Vo=3.3V
Dropout Voltage	VOM5DP	-	0.1	-	V	lo=50mA
Input Voltage Stability	⊿VIM5	-	2	-	mV	VUSB=4.4~5.5V, Io=50mA Vo=3.3V
Load Stability	⊿VLM5	-	20	-	mV	lo=50 μ A~150mA, VUSB=5.5V Vo=3.3V
Ripple rejection ratio	RRM5	-	60	-	dB	V _R =-20dBV f _R =120Hz Io=50mA, Vo=2.6V BW=20Hz~20kHz
Short circuit current	I _{SHTM5}	-	180	-	mA	Vo=0V
Output Capacitor	C _{OUT5}	-	1.0	-	μF	Ta= -30~75°C with LDO's DC bias

• SWREG & LDOs Output Voltage table

	Usage example	Power Supply	Initial Output Voltage	Load max	Adjustable range
SWREG	CORE	VBAT/PBAT	1.00V	500mA	0.80-2.40V
LDO1	CORE	VBAT	1.00V	150mA	1.00-3.30V
LDO2	I/O1	VBAT	2.60V	150mA	1.00-3.30V
LDO3	MEMORY	VBAT	2.80V	300mA	1.20-3.30V
LDO4	I/O2	VBAT	1.80V	300mA	1.20-3.30V
LDO5	USB	VBAT/VUSB	3.30V	150mA	1.20-3.30V

	SWREG	LDO1	LDO2	LDO3	LDO4	LDO5
	0.80V	1.00V	1.00V	1.20V	1.20V	1.20V
	0.85V	1.10V	1.10V	1.30V	1.30V	1.30V
	0.90V	1.20V	1.20V	1.40V	1.40V	1.40V
	0.95V	1.30V	1.30V	1.50V	1.50V	1.50V
	1.00V	1.40V	1.40V	1.60V	1.60V	1.60V
	1.05V	1.50V	1.50V	1.70V	1.70V	1.70V
	1.10V	1.60V	1.60V	1.80V	1.80V	1.80V
Programmable	1.15V	1.70V	1.70V	1.85V	1.85V	1.85V
Output Voltages	1.20V	1.80V	1.80V	1.90V	1.90V	1.90V
	1.365V	1.85V	1.85V	2.00V	2.00V	2.00V
	1.40V	2.60V	2.60V	2.60V	2.60V	2.60V
	1.50V	2.70V	2.70V	2.70V	2.70V	2.70V
	1.65V	2.80V	2.80V	2.80V	2.80V	2.80V
	1.80V	2.85V	2.85V	2.85V	2.85V	2.85V
	1.85V	3.00V	3.00V	3.00V	3.00V	3.00V
	2.40V	3.30V	3.30V	3.30V	3.30V	3.30V

Block diagram, Ball matrix




Fig.1 Block diagram

Fig.2 Ball matrix

Pin description

Ball No.	PIN Name	Function
B4	DATA	Data input/output for I ² C
C4	CLK	CLK input for I ² C
E1	VBAT1	Power Supply 1
E4	VBAT2	Power Supply 2
A5	PBAT	Power Supply for SWREG
A4	LX	Inductor Connect pin for SWREG
A3	PGND	Ground for SWREG
B5	FB	Voltage Feed back pin for SWREG
D4	NRST	RESET Input Pin (Low Active)
D5	OUT1	LDO1 Output
D1	OUT2	LDO2 Output
E5	OUT3	LDO3 Output
E3	OUT4	LDO4 Output
A1	OUT5	LDO5 Output
B1	REFC	Reference Voltage Output
C2	EN_LD1	LDO1 Enable Pin
D2	EN_LD2	LDO2 Enable Pin
D3	EN_LD3	LDO3 Enable Pin
C3	EN_LD4	LDO4 Enable Pin
A2	VUSB	*1 USBVBUS Power Supply
C5	DVDD	Digital Power Supply
C1	GND	Analog Ground
B3	TEST	TEST PIN (Always keep OPEN at normal use)
E2	TEST2	TEST PIN (Always keep OPEN at normal use)

*TEST, TEST2 pin is used during our company shipment test.

Please keep TEST pin and TEST2 pin "OPEN" at all times.

*1 VUSB Power Supply can be externally connected to the VBAT Power Supply when necessary.

I²C Bus INTERFACE

The I²C compatible synchronous serial interface provides access to programmable functions and register on the device. This protocol uses a two-wire interface for bi-directional communications between the LSI's connected to the bus. The two interface lines are the Serial Data Line(DATA), and the Serial Clock Line(CLK). These lines should be connected to the power supply DVDD by a pull-up resistor, and remain high even when the bus is idle.

1.Start and Stop Conditions

When CLK is high, pulling DATA low produces a start condition and pulling DATA high produces a stop condition. Every instruction is started when a start condition occurs and terminated when a stop condition occurs. During read, a stop condition causes the read to terminate and the chip enters the standby state. During write, a stop condition causes the fetching of write data to terminate, after which writing starts automatically. Upon the completion of writing, the chip enters the standby state. Two or more start conditions cannot be entered consecutively.




Fig.3 I²C Start, Stop condition

2.Data transmission

Data on the DATA input can be modified while CLK is low. When CLK is high, modifying the DATA input means a start or stop condition.





Fig.4 I²C Data Transmission Timing

All other acknowledge, write, and read timings all conform to the I²C standard.

3. Device addressing

The device address for this device is "1001111".



• I²C Bus AC specification

Characteristics	Symbol	Min	Max	Unit
CLK clock frequency	fCLK	0	400	kHz
CLK clock "low" time	tLOW	1.3	-	μs
CLK clock "high" time	tHIGH	0.6	-	μs
Bus free time	tBUF	1.3	-	μs
Start condition hold time	tHD.STA	0.6	-	μs
Start condition setup time	tSU.STA	0.6	-	μs
Data input hold time	tHD.DAT	0	-	ns
Data input setup time	tSU.DAT	100	-	ns
Stop condition setup time	tSU.STO	0.6	-	μs




Fig.6 Bus timing 1




Fig.7 Bus timing 2

• I²C Register information

OREGCNT(SWREGON, LDO*ON)

Control each SWREG, LDO.							
0	ON						
1	OFF						

OSWADJ(SWREGADJ[3:0])

Change SWREG output voltage by 16 steps.

"0000"	0.80V
~	~
"1111"	2.40V

OLDOADJ*(LDO*ADJ[3:0])

Change LDO1~5 output voltage by 16 steps.

"0000"	1.00V(LDO1, 2), 1.20V(LDO3, 4, 5)
~	~
"1111"	3.30V

OPDSEL(SWPDSEL, LDO*PDSEL)

Change the discharge resistance of SWREG, LDO.

0	1kΩ
1	10kΩ

OPDCNT(SWPD, LDO*PD)


Enable/disable the discharge resistance of SWREG, LDO.


	charge disable
1 Dis	charge enable


OEN_SEL(ENLD*_EN)


Select either an enable pin or I^2C register for LDO1~4 ON/OFF control.

0	External enable pin selected
1	I ² C register selected












Reference data(SWREG)




	SWREG Lo	ad Regulat	tion VO=	:1.0V		
² 1.9			-:			
1.9					3	-E
7						_:_
6	+			- +		
5 -	+			- +		- :-
1 3 -				- ÷		
2			101		322.	10
					3	
				-		-
+ +	+			- +		
+						- :-
` <u>+ </u>			III.	::::	300	
				- +		
+ + +	+			- ÷		
3+				- +		
2 			1011	<u> </u>	355	Ē
0 50 10	150 200	250	300	350	400	450

• Reference data(Output stability)






Reference data(Input stability)




5.5					LDO	L 2 Line R	egulatio	on 2.60	/	5		
5.5												
										\nearrow	-	VBAT
4.5										r -		
4									1			
≥ 3.5							~					
[2] 3.5 [2] 3 [2] 3					-							
2.5	-	<u> </u>	<u> </u>	<u> </u>			•	•	-	•		
2					K							
1.5	-	<u> </u>	\vdash	\vdash		<u> </u>						
1			\sim									
0.5		\checkmark										
0	\checkmark											
	, o o	.5	1 1	.5	2 2	.5 3	3 3	1.5	4 4	.5	5 5	5 6


5.5			LDO	3 Line F	egulatio	on 3.0V		5	L	\square
5 -									K	L,
4.5 -								\sim		VBAT
4 -							ŕ			
3.5 3 W					<u>/</u>					
5 2.5				\angle		·				
2 -										
1.5 -										
1 -		 _								
0.5	/									




5.5				LDO	5 Line R	egulatio	n 3.30V	/	٦		
									Γ		Ī
5										1	
4.5	+			-				18		VUSE	
4	-									T.	Ť –
3.5						-	\sim				
3.5								•		•	
						ſ					
					r i						
2				r –							
1.5	+		\sim	-	<u> </u>					-	
1	<u> </u>	\vdash									
0.5	\vee										
	1 -										
0	0.5	1 1	.5 2		.5 :	3 3	-	4 4	.5	5 5	.5 6

Reference data(Load transient response)








Reference data(Rise time)












• Reference data(VBAT line transient response)

M2.00ms Ch1 J 3.68 V

12 Nov 2003 15:28:44 Chi 2.00 V Ch3 20.0mV∿

Ch1 2.00 V Ch1 20.0mV∿



M2.00ms Ch1 J 4.24 V

14 Nov 2007 09:17:24

Use-related Cautions

(1) Absolute maximum ratings If applied voltage (VBAT, VADP, VUSB), operating temperature range (Topr), or other absolute maximum ratings are Since it is not possible to identify short, open, or other damage modes, if special modes in which absolute maximum ratings are exceeded are assumed, consider applying fuses or other physical safety measures.

(2) Recommended operating range This is the range within which it is possible to obtain roughly the expected characteristics. For electrical characteristics, it is those that are guaranteed under the conditions for each parameter. Even when these are within the recommended operating range, voltage and temperature characteristics are indicated.

(3) Reverse connection of power supply connector There is a risk of damaging the LSI by reverse connection of the power supply connector. For protection from reverse connection, take measures such as externally placing a diode between the power supply and the power supply pin of the LSI.

(4) Power supply lines In the design of the board pattern, make power supply and GND line wiring low impedance.

When doing so, although the digital power supply and analog power supply are the same potential, separate the digital power supply pattern and analog power supply pattern to deter digital noise from entering the analog power supply due to the common impedance of the wiring patterns. Similarly take pattern design into account for GND lines as well. Furthermore, for all power supply pins of the LSI, in conjunction with inserting capacitors between power supply and GND pins, when using electrolytic capacitors, determine constants upon adequately confirming that capacitance loss occurring at low temperatures is not a problem for various characteristics of the capacitors used.

(5) GND voltage

Make the potential of a GND pin such that it will be the lowest potential even if operating below that. In addition, confirm that there are no pins for which the potential becomes less than a GND by actually including transition phenomena.

(6) Shorts between pins and misinstallation

When installing in the set board, pay adequate attention to orientation and placement discrepancies of the LSI. If it is installed erroneously, there is a risk of LSI damage. There also is a risk of damage if it is shorted by a foreign substance getting between pins or between a pin and a power supply or GND.

(7) Operation in strong magnetic fields

Be careful when using the LSI in a strong magnetic field, since it may malfunction.

(8) Inspection in set board

When inspecting the LSI in the set board, since there is a risk of stress to the LSI when capacitors are connected to low impedance LSI pins, be sure to discharge for each process. Moreover, when getting it on and off of a jig in the inspection process, always connect it after turning off the power supply, perform the inspection, and remove it after turning off the power supply. Furthermore, as countermeasures against static electricity, use grounding in the assembly process and take appropriate care in transport and storage.

(9) Input pins

Parasitic elements inevitably are formed on an LSI structure due to potential relationships. Because parasitic elements operate, they give rise to interference with circuit operation and may be the cause of malfunctions as well as damage. Accordingly, take care not to apply a lower voltage than GND to an input pin or use the LSI in other ways such that parasitic elements operate. Moreover, do not apply a voltage to an input pin when the power supply voltage is not being applied to the LSI. Furthermore, when the power supply voltage is being applied, make each input pin a voltage less than the power supply voltage as well as within the guaranteed values of electrical characteristics.

(10) Ground wiring pattern

When there is a small signal GND and a large current GND, it is recommended that you separate the large current GND pattern and small signal GND pattern and provide single point grounding at the reference point of the set so that voltage variation due to resistance components of the pattern wiring and large currents do not cause the small signal GND voltage to change. Take care that the GND wiring pattern of externally attached components also does not change.

(11) Externally attached capacitors

When using ceramic capacitors for externally attached capacitors, determine constants upon taking into account a lowering of the rated capacitance due to DC bias and capacitance change due to factors such as temperature.

(12) Thermal shutdown circuit (TSD)

When the junction temperature becomes higher than a certain specific value, the thermal shutdown circuit operates and turns the switch OFF. The thermal shutdown circuit, which is aimed at isolating the LSI from thermal runaway as much as possible, is not aimed at the protection or guarantee of the LSI. Therefore, do not continuously use the LSI with this circuit operating or use the LSI assuming its operation.


(13) Thermal design

Perform thermal design in which there are adequate margins by taking into account the permissible dissipation (Pd) in actual states of use.


(14) Rush Current

Extra care must be taken on power coupling, power, ground line impedance, and PCB design while excess amount of rush current might instantly flow through the power line when powering-up a LSI which is equipped with several power supplies, depending on on/off sequence, and ramp delays.

Selecting a Model Name When Ordering



VCSP85H2 (BH6172GU)



- The contents described herein are correct as of September, 2008
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD. Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer. The products described herein utilize silicon as the main material.

The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Contact us for further information about the products.

Excellence in Electronics



ROHM CO., LTD.

21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL: +81-75-311-2121 FAX: +81-75-315-0172 URL http://www.rohm.com

Published by KTC LSI Development Headquarters LSI Business Pomotion Group

oomaat ac	101	iaraioi		mation	about	
San Diego	TEL:	+1-858-625-3	8630	FAX: +1-858	8-625-3670	
Atlanta	TEL: ·	+1-770-754-5	972	FAX: +1-770	-754-0691	
Boston	TEL:	+1-978-371-0	382	FAX: +1-928	-438-7164	
Chicago	TEL: ·	+1-847-368-1	006	FAX: +1-847	-368-1008	
Dallas	TEL: ·	+1-469-287-5	366	FAX: +1-469	-362-7973	
Denver	TEL: ·	+1-303-708-0	908	FAX: +1-303	-708-0858	
Detroit	TEL: ·	+1-248-348-9	920	FAX: +1-248	3-348-9942	
Nashville	TEL: ·	+1-615-620-6	5700	FAX: +1-615	-620-6702	
Mexico	TEL:	+52-33-3123	2001	FAX: +52-33	3-3123-200	2
Düsseldorf	TEL: ·	+49-2154-92	10	FAX: +49-21	54-921400	
Munich	TEL: ·	+49-8999-21	6168	FAX: +49-89	99-216176	
Stuttgart	TEL: ·	+49-711-727	2-370	FAX: +49-71	1-7272-37	20
France	TEL: ·	+33-1-5697-3	3060	FAX: +33-1-	5697 - 3080	
United Kingdom	TEL: ·	+44-1-908-30	6700	FAX: +44-1-	908-23578	8
Denmark	TEL:	+45-3694-47	39	FAX: +45-36	94 - 4789	
Espoo	TEL:	+358-9725-5	4491	FAX: +358-9	-7255-4499	9
Salo	TEL:	+358-2-7332	234	FAX: +358-2	-7332237	
Oulu	TEL: ·	+358-8-5372	930	FAX: +358-8	-5372931	
Barcelona	TEL:	+34-9375-24	320	FAX: +34-93	75 - 24410	
Hungary	TEL: ·	+36-1-47193	38	FAX: +36-1-	4719339	
Poland	TEL: ·	+48-22-5757	213	FAX: +48-22	-5757001	
Russia	TEL: ·	+7-495-739-4	1-74	FAX: +7-495	-739-41-74	Ł.
Seoul	TEL: ·	+82-2-8182-7	'00	FAX: +82-2-	8182-715	
Masan	TEL:	+82-55-240-6	6234	FAX: +82-55	-240-6236	
Dalian	TEL:	+86-411-823	0-8549	FAX: +86-41	1-8230-85	37
Beijing	TEL:	+86-10-8525	2483	FAX: +86-10	-8525-248	9

Tianjin Shanghai Hangzhou Nanjing Ningbo Qingdao Suzhou Wuxi Shenzhen Dongguan Fuzhou Guangzhou Huizhou Xiamen Zhuhai Hong Kong Taipei Kaohsiuno Singapore Philippines Thailand Kuala Lumpur Penang Kyoto

Yokohama

TEL: +86-22-23029181	FAX: +86-22-23029183
TEL: +86-21-6279-2727	FAX: +86-21-6247-2066
TEL: +86-571-87658072	FAX: +86-571-87658071
TEL: +86-25-8689-0015	FAX: +86-25-8689-0393
TEL: +86-574-87654201	FAX: +86-574-87654208
TEL: +86-532-5779-312	FAX:+86-532-5779-653
TEL: +86-512-6807-1300	FAX: +86-512-6807-2300
TEL: +86-510-82702693	FAX: +86-510-82702992
TEL: +86-755-8307-3008	FAX: +86-755-8307-3003
TEL: +86-769-8393-3320	FAX: +86-769-8398-4140
TEL: +86-591-8801-8698	FAX: +86-591-8801-8690
TEL: +86-20-3878-8100	FAX: +86-20-3825-5965
TEL:+86-752-205-1054	FAX: +86-752-205-1059
TEL: +86-592-238-5705	FAX: +86-592-239-8380
TEL: +86-756-3232-480	FAX: +86-756-3232-460
TEL: +852-2-740-6262	FAX: +852-2-375-8971
TEL: +886-2-2500-6956	FAX: +886-2-2503-2869
TEL: +886-7-237-0881	FAX: +886-7-238-7332
TEL: +65-6332-2322	FAX: +65-6332-5662
TEL: +63-2-807-6872	FAX: +63-2-809-1422
TEL: +66-2-254-4890	FAX: +66-2-256-6334
TEL: +60-3-7958-8355	FAX: +60-3-7958-8377
TEL: +60-4-2286453	FAX: +60-4-2286452
TEL: +81-75-365-1218	FAX: +81-75-365-1228
TEL: +81-45-476-2290	FAX: +81-45-476-2295

	Notes
	g or reproduction of this document, in part or in whole, is permitted without the ROHM Co.,Ltd.
The conten	t specified herein is subject to change for improvement without notice.
"Products")	It specified herein is for the purpose of introducing ROHM's products (hereinafte). If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request.
illustrate th	of application circuits, circuit constants and any other information contained herein e standard usage and operations of the Products. The peripheral conditions mus to account when designing circuits for mass production.
However, s	was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of sucl , ROHM shall bear no responsibility for such damage.
examples of implicitly, a other partie	cal information specified herein is intended only to show the typical functions of and of application circuits for the Products. ROHM does not grant you, explicitly on ny license to use or exercise intellectual property or other rights held by ROHM and es. ROHM shall bear no responsibility whatsoever for any dispute arising from the technical information.
equipment	cts specified in this document are intended to be used with general-use electronic or devices (such as audio visual equipment, office-automation equipment, commu vices, electronic appliances and amusement devices).
The Produc	ts specified in this document are not designed to be radiation tolerant.
	M always makes efforts to enhance the quality and reliability of its Products, a ay fail or malfunction for a variety of reasons.
against the failure of ar shall bear r	sure to implement in your equipment using the Products safety measures to guard possibility of physical injury, fire or any other damage caused in the event of the ny Product, such as derating, redundancy, fire control and fail-safe designs. ROHM no responsibility whatsoever for your use of any Product outside of the prescribed of in accordance with the instruction manual.
system whi may result instrument fuel-contro any of the F	cts are not designed or manufactured to be used with any equipment, device of ich requires an extremely high level of reliability the failure or malfunction of which in a direct threat to human life or create a risk of human injury (such as a medica , transportation equipment, aerospace machinery, nuclear-reactor controller ller or other safety device). ROHM shall bear no responsibility in any way for use of Products for the above special purposes. If a Product is intended to be used for any al purpose, please contact a ROHM sales representative before purchasing.
be controlle	d to export or ship overseas any Product or technology specified herein that may ed under the Foreign Exchange and the Foreign Trade Law, you will be required to ense or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/